

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FIL	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/189,010 11/09/1998		1/09/1998	TATSUYUKI TOKUNAGA	1232-4478	5014	
27123	7590	11/02/2004		EXAMINER		
		EGAN, L.L.P.	YE, LIN			
3 WORLD FINANCIAL CENTER NEW YORK, NY 10281-2101				ART UNIT PAPER NUMBI		
- · · · - <b>,</b>				2615		

DATE MAILED: 11/02/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

		Appli	cation No.	Applicant(s)	
		09/18	89,010	TOKUNAGA, TAT	SUYUKI
	Office Action Summary	Exam	niner	Art Unit	
		Lin Y	'e	2615	
Period fo	The MAILING DATE of this commun	ication appears of	the cover shee	t with the correspondence ad	dress
A SH THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD F MAILING DATE OF THIS COMMUN nsions of time may be available under the provisions SIX (6) MONTHS from the mailing date of this come period for reply specified above is less than thirty (3 period for reply is specified above, the maximum si rer to reply within the set or extended period for reply reply received by the Office later than three months ed patent term adjustment. See 37 CFR 1.704(b).	ICATION. s of 37 CFR 1.136(a). In nunication. 30) days, a reply within th atutory period will apply s y will, by statute, cause th	no event, however, ma e statutory minimum ol and will expire SIX (6) I e application to becom	ny a reply be timely filed f thirty (30) days will be considered timely MONTHS from the mailing date of this co te ABANDONED (35 U.S.C. § 133).	
Status					
1)	Responsive to communication(s) file	ed on <i>15 Septeml</i>	per 2004.		
2a)□	• • • • • • • • • • • • • • • • • • • •	2b)⊠ This action			
3)□	Since this application is in condition	<i>,</i> —		natters, prosecution as to the	merits is
·	closed in accordance with the pract	ice under <i>Ex parte</i>	Quayle, 1935 (	C.D. 11, 453 O.G. 213.	
Disposit	ion of Claims				
5)	4a) Of the above claim(s) 4,5,15-17 Claim(s) is/are allowed. Claim(s) 2,3,6-11,13,14 and 18-22 is/are objected to. Claim(s) is/are object to restrict to restrict to the control of the contro	s/are rejected.			
Applicat	ion Papers				
10)□	The specification is objected to by the The drawing(s) filed on is/are Applicant may not request that any objected the Carlo of t	: a) ☐ accepted on ection to the drawing g the correction is re	g(s) be held in abe equired if the draw	eyance. See 37 CFR 1.85(a). ving(s) is objected to. See 37 CF	
Priority (	under 35 U.S.C. § 119				
a)	Acknowledgment is made of a claim  All b) Some * c) None of:  1. Certified copies of the priority  2. Certified copies of the priority  3. Copies of the certified copies application from the Internation  See the attached detailed Office action	documents have documents have of the priority doc onal Bureau (PCT	been received. been received i cuments have be Rule 17.2(a)).	in Application No een received in this National	Stage
2) Notice 3) Information Paper	et(s) See of References Cited (PTO-892) See of Draftsperson's Patent Drawing Review (Formation Disclosure Statement(s) (PTO-1449 of Province) Ser No(s)/Mail Date		Paper 5)	ew Summary (PTO-413) No(s)/Mail Date of Informal Patent Application (PTC	)-152)
TOL-326 (F		Office Action Su	mmarv	Part of Paper No./Mail Da	ate 10292004

Art Unit: 2615

#### **DETAILED ACTION**

## Response to Arguments

1. Applicant's arguments filed 9/15/2004 have been fully considered but they are not persuasive as to claims 2-3, 6-11, 13-14, 18-20 and 22.

For amended claims 2 and 14, the applicant argues that the both of Iwaski and Hirt references fail to disclose, teach, or suggest, "control means for controlling charge accumulation of photoelectric conversion means on the basis of the control information stored in said storage means". The examiner disagrees. The Iwaski reference discloses control means (e.g., first accumulation control circuit 16 and second accumulation control part 17) for controlling charge accumulation of said photoelectric conversion means (e.g., photometry 10) on the basis of the control information stored in said storage means (e.g., the both control circuits 16 and 17 store the photometry information from A/D converter 11 to controls the accumulation time of the photometry area 10a and 10b, see Col. 3, lines 40-48).

The Hirt reference discloses in Figure 1, a single integrated chip (10) formed a CMOS process on a single chip having an image sensor array (12), a flash programmable memory (14) that has portions (reference numeral 24) for storing compensation and configuration values. The portions of memory (14) can be **rewritten** (reprogrammed, see Col. 5, lines 39 and Col6, lines 9-13) towards particular applications. It should be noted that the **configuration means** in the flash programmable memory (14) also includes the "**control means**" to control "charge accumulation of photoelectric conversion means", as shown in Figures 4-5 of Hirt reference, the controller circuit controls to transmit a flash programming

Art Unit: 2615

Page 3

signal (on the basis the information stored in the flash programmable memory 14) to a gate of drivel transistor 306 of photoelectric conversion means (12), thereafter, the multiplexed is controlled to transmit output signals form the photodiode (e.g., the output signals form the photodiode is considered as the charge accumulated in the photoelectric conversion means, see Col. 7, lines 38-55) to provide automatic image compensation (See Col. 8, lines 4-7). The examiner also clearly provided a motivation for combine the teachings of Iwaski and Hirt references in the last office action. The Hirt reference is evidence that one of ordinary skill in the art at the time to see more advantages the storage means includes rewritable (reprogrammable) memory of control information for controlling an operation of the photoelectric conversion is rewritable by a predetermined program stored in a program memory so that a wide range of control information can be programmed to facilitate a wide range of applications (See Col. 6, lines 9-10).

## Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 2-3, 6-11, 13-14, 18-20 and 22are rejected under 35 U.S.C. 103(a) as being unpatentable over Iwasaki U.S. Patent 5,497,215 in view of Hirt et al. U.S. Patent 5,883,830.

Art Unit: 2615

Referring to claim 2, the Iwasaki reference discloses in Figure 2, a photoelectric conversion device comprising: photoelectric conversion means (photometry part 10) including a plurality of photoelectric conversion elements (For example, photometry areas 10a and 10b) which is constructed by a plurality of pixels on a semiconductor substrate (See Col. 3, lines 15-24); and a plurality of storage means (e.g., first accumulation control part 16 and second accumulation control part 17 store the photometry information from A/D converter 11 to controls the accumulation time of the photometry area 10a and 10b, see Col. 3, lines 40-48), each for storing predetermined control information for controlling corresponding photoelectric conversion element (e.g., the control part 16 control photometry area 10a, the control part 17 controls photometry area 10b); and control means for controlling charge accumulation of said photoelectric conversion means (10a and 10b) on the basis of control information stored in said storage means (16 and 17) (See Col. 3, lines 50-55). However, the Iwasaki reference does not explicitly states the plurality of storage means and photoelectric conversion means are formed on the same semiconductor substrate (single chip); and the storage means includes a rewritable memory for control information.

The Hirt reference discloses in Figure 1, an single integrated chip (10) formed from a CMOS process on a single chip having an image sensor array (12), a flash programmable memory (14), a CPU (controller unit 16) and a interface circuit (A/D) including in the controller unit (See Col 4, lines 11-30 and Col. 5, lines 35-46). The flash programmable memory (14) has portions (reference numeral 24) for storing compensation and configuration values. The portions of memory (14) can be **rewritten** (reprogrammed, see Col. 5, lines 39) towards particular applications. For example, if the integrated circuit is intended for use

Art Unit: 2615

within a video camera, then certain control information useful in such an application are stored within the memory (14). It should be noted that the configuration means in the flash programmable memory (14) also includes the "control means" to control "charge accumulation of photoelectric conversion means", as shown in Figures 4-5 of Hirt reference, the controller circuit controls to transmit a flash programming signal (on the basis the information stored in the flash programmable memory 14) to a gate of drivel transistor 306 of photoelectric conversion means (12), thereafter, the multiplexed is controlled to transmit output signals form the photodiode (e.g., the output signals form the photodiode is considered as the charge accumulated in the photoelectric conversion means, see Col. 7, lines 38-55) to provide automatic image compensation (See Col. 8, lines 4-7). On the other hand, if the integrated circuit is intended for use within a medical imaging device then alternative control information values are stored (See Col. 6, lines 1-13). The Hirt reference is an evidence that one of ordinary skill in the art at the time to see more advantages for integrating sensor, CPU and memory into a single chip, because it will significantly reduce the device size and making the device more portable; the storage means includes rewritable (reprogrammable) memory of control information for controlling an operation of the photoelectric conversion is rewritable by a predetermined program stored in a program memory so that a wide range of control information can be programmed to facilitate a wide range of applications (See Col. 6, lines 9-10). For that reason, it would have been obvious to see said the plurality of storage means and photoelectric conversion means are formed on the same semiconductor substrate and the storage means includes a rewritable memory for control information disclosed by Iwasaki.

Art Unit: 2615

Referring to claim 3, the Iwasaki reference discloses wherein said photoelectric conversion means further includes monitor (brightness calculator 12) means for monitoring an accumulated charge state in said photoelectric conversion element, and said control means includes selection means for selecting an arbitrary one of a plurality of pieces of status information (such as date and time and sets an initial accumulation time) on the basis of the control information stored in said storage means (16 and 17), and comparison means for comparing an output from said monitor means with the status information selected by said selection means, and controls the charge accumulation of said photoelectric conversion means on the basis of comparison result of said comparison means as shown in Figures 10-12 (See Col. 3, lines 40-55).

Referring to claim 6, the Iwasaki reference discloses a plurality of photoelectric conversion means equivalent to said photoelectric conversion means (10a and 10b).

Referring to claim 7, the Iwasaki reference discloses wherein said monitor means monitors and outputs information based on a maximum accumulated charge amount of said photoelectric conversion element as shown in Figure 12 (See Col. 47-49).

Referring to claim 8, the Iwasaki reference discloses wherein said control means stores the status information selected by said selection means in said storage means as the control information as shown in Figure 11.

Referring to claim 9, the Iwasaki and Hirt references disclose all subject matter as discussed with respected to same comment as with claim 2.

Referring to claim 10, the Iwasaki reference discloses wherein said control means includes determination means for determining predetermined information ion the basis of

said output from said monitor means, and stores the information determined by said determination means in said storage means as the control information as shown in Figure 10.

Referring to claim 11, the Iwasaki and Hirt references disclose all subject matter as discussed with respected to same comment as with claim 10.

Referring to claim 13, the Iwasaki and Hirt references disclose all subject matter as discussed with respected to same comment as with claim 3.

Referring to claim 14, the Iwasaki and Hirt references disclose all subject matter as discussed with respected to same comment as with claims 2, 6 and 9.

Referring to claim 18, the Iwasaki and Hirt references disclose all subject matter as discussed with respected to same comment as with claim 7.

Referring to claim 19, the Iwasaki and Hirt references disclose all subject matter as discussed with respected to same comment as with claim 8.

Referring to claim 20, the Iwasaki and Hirt references disclose all subject matter as discussed with respected to same comment as with claim 10.

Referring to claim 22, the Iwasaki discloses the photometry system which computerreadably stores the processing steps of a control method as shown in Figure 10, steps S1-S6.

4. Claim 21 rejected under 35 U.S.C. 103(a) as being unpatentable over Iwasaki U.S. Patent 5,497,215 in view of Hirt et al. U.S. Patent 5,883,830 and Akashi et al. U.S. Patent 5,615,399.

Referring to claim 21, the Iwasaki and Hirt references disclose all subject matter as discussed in respected claim 2, except the references do not explicitly states a focus detection device including the photoelectric conversion device.

The Akashi reference disclose in Figure 1, the focus detecting apparatus including a photoelectric conversion device (area sensor 201). The Akashi reference is an evidence that one of ordinary skill in the art at the time to see more advantages for a focus detecting apparatus using an area sensor as an AF sensor, because the focus detecting device can be capable of accomplishing focus detection automatically and accurately. For that reason, it would have been obvious to see said the focus detection device including the photoelectric conversion device disclosed by Iwasaki.

### Conclusion

 Any inquiry concerning this communication or earlier communications from the examiner should be directed to Lin Ye whose telephone number is (703) 305-3250. The examiner can normally be reached on Mon-Fri.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Andrew B Christensen can be reached on (703) 308-9644. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2615

Page 9

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Lin Ye

Examiner

Art Unit 2615

Lin Ye October 29, 2004